

US009153526B2

(12) United States Patent

(10) Patent No.: US 9. (45) Date of Patent:

US 9,153,526 B2 *Oct. 6, 2015

(54) MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES

(71) Applicant: Micron Technology, Inc., Boise, ID

(US)

(72) Inventor: **Teck Kheng Lee**, Singapore (SG)

(73) Assignee: Micron Technology, Inc., Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 14/100,110

(22) Filed: Dec. 9, 2013

(65) **Prior Publication Data**

US 2014/0332938 A1 Nov. 13, 2014

Related U.S. Application Data

- (60) Continuation of application No. 13/356,438, filed on Jan. 23, 2012, now Pat. No. 8,604,598, which is a division of application No. 11/513,662, filed on Aug. 30, 2006, now Pat. No. 8,101,464.
- (51) Int. Cl. H01L 23/02 (2006.01) H01L 23/495 (2006.01) (Continued)
- (52) U.S. Cl.

CPC H01L 23/4952 (2013.01); H01L 21/4853 (2013.01); H01L 23/13 (2013.01); H01L 23/28 (2013.01); H01L 23/3128 (2013.01); H01L 23/49816 (2013.01); H01L 23/49861 (2013.01); H01L 24/48 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/4824 (2013.01); H01L

2224/48091 (2013.01); H01L 2224/48227 (2013.01); H01L 2224/73215 (2013.01); H01L 2224/73265 (2013.01);

(Continued)

58) Field of Classification Search

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,697,203 A 6,221,697 B1 9/1987 Sakai et al. 4/2001 Su et al. (Continued)

FOREIGN PATENT DOCUMENTS

EP 1564807 A2 8/2005

Amagai, Masazumi et al., "Development of Chip Scale Packages (CSP) for Center Pad Devices," pp. 343-353, 1997 Electronic Components and Technology Conference, IEEE, 1997.

OTHER PUBLICATIONS


(Continued)

Primary Examiner — Reema Patel (74) Attorney, Agent, or Firm — Perkins Coie LLP

(57) ABSTRACT

Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. One such method includes forming a plurality of apertures in a substrate with the apertures arranged in an array, and, after forming the apertures, attaching the substrate to a lead frame having a plurality of pads with the apertures in the substrate aligned with corresponding pads in the lead frame. Another method includes providing a partially cured substrate, coupling the partially cured substrate to a plurality of leads, attaching a microelectronic die to the leads, and electrically connecting the microelectronic die to the leads.

20 Claims, 5 Drawing Sheets



US 9,153,526 B2Page 2

(51)	Int. Cl. H01L 21/48 H01L 23/13 H01L 23/31 H01L 23/498 H01L 23/28 H01L 23/00 U.S. Cl. CPC	(2006.01) (2006.01) H01L 2924/01078 (2013.01); H01L 2924/01079 (2013.01); H01L 2924/14	2002/0094606 2004/0159462 2004/0245613 2005/0211979 2005/0230821 2006/0055010 2006/0118941	B2 * B2 * A1 A1 A1 A1 A1 A1 A1	6/2009 1/2012 12/2013 7/2002 8/2004 12/2004 9/2005 10/2005 3/2006	Lee
		(2013.01); <i>H01L 2924/15311</i> (2013.01)	2012/0119344		5/2012	

(56) **References Cited**


U.S. PATENT DOCUMENTS

6,2	42,815	В1	6/2001	Hsu et al.
6,5	51,918	B2	4/2003	Yuzawa et al.
6.8	21.819	B1	11/2004	Benavides et al.

OTHER PUBLICATIONS

Search Report and Written Opinion issued Jan. 23, 2009 in Singapore Application No. 200605932-3.

^{*} cited by examiner



120 116 122 118 120

Fig. 1B




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 13/356,438 filed Jan. 23, 2012, now U.S. Pat. No. 8,604, 598, which is a divisional of U.S. patent application Ser. No. 11/513,662 filed Aug. 30, 2006, now U.S. Pat. No. 8,101,464, each of which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

Embodiments of the present invention are related to microelectronic devices and methods for manufacturing microelectronic devices.

BACKGROUND

Microelectronic devices generally have a die (i.e., a chip) that includes integrated circuitry with a high density of very small components. In a typical process, a large number of dies 25 are manufactured on a single wafer using many different processes that may be repeated at various stages (e.g., implanting, doping, photolithography, chemical vapor deposition, plasma vapor deposition, plating, planarizing, and etching). The dies typically include an array of very small 30 bond-pads electrically coupled to the integrated circuitry. The bond-pads are external electrical contacts through which the supply voltage, signals, etc., are transmitted to and from the integrated circuitry. After forming the dies, the wafer is thinned by backgrinding, and then the dies are separated from 35 one another (i.e., singulated) by dicing the wafer. Next, the dies are "packaged" to couple the bond-pads to a larger array of electrical terminals that can be more easily coupled to the various power supply lines, signal lines, and ground lines. Conventional processes for packaging dies include electri- 40 cally coupling the bond-pads on the dies to an array of leads, ball-pads, or other types of electrical terminals, and then encapsulating the dies to protect them from environmental factors (e.g., moisture, particulates, static electricity, and physical impact).

Leaded packages, for example, include a die bonded to a lead frame with the die either seated on a die paddle or attached directly to the leads in a leads-over-chip arrangement. The bond-pads on the die are then wire-bonded to corresponding leads. The lead frame and die may then be 50 encapsulated with a mold compound to form a packaged microelectronic device. In applications in which the leaded package includes a ball grid array, the casing encapsulating the lead frame includes openings at corresponding ball-pads on the leads. The openings are formed by contacting the 55 ball-pads on the leads with corresponding projections in the mold during encapsulation. Next, a plurality of solder balls are placed in corresponding openings and attached to associated ball-pads. After connecting the solder balls, the packaged device can be attached to a printed circuit board or other 60 external device.

One drawback of conventional methods for packaging a leaded device is that the projections in the mold may not contact the ball-pads and/or the mold compound may leak between the projections and the ball-pads. Accordingly, the 65 encapsulated device may include mold flash over part or all of the individual ball-pads. It is difficult to remove the mold flash

2

from the ball-pads without damaging the casing of the device. As a result, some conventional packaged leaded devices have mold flash between a portion of the solder ball and the ball-pad of one or more leads. In these devices, the mold flash may impair the structural and/or electrical connection between the solder ball and the ball-pad and render the devices defective.

Another drawback of conventional methods for packaging a leaded device is that the force of the mold compound flowing into the mold cavity may cause the flexible lead frame to bow or otherwise bend. In certain applications, the lead frame may be molded in a bowed configuration such that several of the solder balls cannot contact the printed circuit board during subsequent attachment, rendering the packaged device defective. Accordingly, there is a need to improve conventional processes for packaging dies attached to lead frames.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A-4 illustrate stages in a method for manufacturing a plurality of microelectronic devices in accordance with one embodiment of the invention.

FIG. 1A is a top plan view of a substrate for use in constructing a microelectronic device.

FIG. 1B is a schematic side cross-sectional view of the substrate taken substantially along the line 1B-1B of FIG. 1A.

FIG. 2 is a schematic side cross-sectional view of a microelectronic device including the substrate and a lead frame attached to the substrate.

FIG. 3 is a schematic side cross-sectional view of the microelectronic device after attaching a microelectronic die to the lead frame with an adhesive.

FIG. 4 is a schematic side cross-sectional view of the microelectronic device after encasing the die and a portion of the lead frame.

FIG. 5 is a schematic side cross-sectional view of a microelectronic device configured in accordance with another embodiment of the invention.

FIG. 6 is a schematic side cross-sectional view of a microelectronic device configured in accordance with another embodiment of the invention.

FIG. 7 is a schematic side cross-sectional view of a microelectronic device configured in accordance with another embodiment of the invention.

FIG. **8** is a schematic side cross-sectional view of a microelectronic device configured in accordance with another embodiment of the invention.

FIG. 9 is a schematic illustration of a system in which the microelectronic devices may be incorporated.

DETAILED DESCRIPTION

Specific details of several embodiments of the invention are described below with reference to microelectronic devices including microelectronic dies attached to lead frames, but in other embodiments the microelectronic devices can include other components. For example, the microelectronic devices can include micromechanical components, data storage elements, optics, read/write components, or other features. The microelectronic dies can be SRAM, DRAM (e.g., DDR-SDRAM), flash-memory (e.g., NAND flash-memory), processors, and other types of devices. Moreover, several other embodiments of the invention can have different configurations, components, or procedures than those described in this section. A person of ordinary skill in the art, therefore, will accordingly understand that the invention may have other embodiments with additional elements,

or the invention may have other embodiments without several of the elements shown and described below with reference to FIGS 14.9

FIGS. 1A-4 illustrate stages in a method for manufacturing microdevices or microelectronic devices in accordance with 5 one embodiment of the invention. For example, FIG. 1A is a top plan view of a substrate 110, and FIG. 1B is a schematic side cross-sectional view of the substrate 110 taken substantially along the line 1B-1B of FIG. 1A. Referring to both FIGS. 1A and 1B, the illustrated substrate 110 includes a first surface 116, a second surface 118 (FIG. 1B) opposite the first surface 116, a plurality of apertures 120 extending between the first and second surfaces 116 and 118, and a slot 122 extending between the first and second surfaces 116 and 118. The illustrated apertures 120 are through holes arranged in a 15 pattern corresponding to a ball grid array. However, in other embodiments, the apertures 120 can be arranged in other patterns. In either case, the individual apertures 120 have a diameter D₁ sized to receive an interconnect element (e.g., a solder ball). The illustrated slot 122 is positioned between 20 two groups of apertures 120 and extends nearly the entire length of the substrate 110. The slot 122 has a width D_2 and is sized and positioned to be aligned with an array of terminals on a die that is subsequently attached to the substrate 110. The slot 122 and/or the apertures 120 can be formed by laser 25 drilling, punching, routing, etching, or other suitable processes. In several embodiments, for example, the apertures 120 are not formed by photolithography. In additional embodiments, such as the embodiment described below with reference to FIG. 5, the substrate 110 may not include the slot 30 122.

The illustrated substrate 110 further includes a dielectric layer 112 with a partially cured material (e.g., B-stage material) for subsequently attaching the substrate 110 to a lead frame. For example, the dielectric layer 112 can be a pre-preg material with woven fiber cloth embedded in a B-stage resin. Suitable substrates 110 include Product No. MCF-6000E manufactured by Hitachi Chemical Co. America, Ltd., of Cupertino, Calif. In other embodiments, the substrate 110 can be a flex film or other member with unimpregnated resin. In 40 additional embodiments, such as the embodiment described below with reference to FIG. 6, the substrate 110 may further include a conductive layer 114 (shown in broken lines) formed on the dielectric layer 112. In other embodiments, the dielectric layer 112 can include a fully cured material.

FIG. 2 is a schematic side cross-sectional view of a microelectronic device 100 including the substrate 110 and a lead frame 130 attached to the substrate 110. The lead frame 130 includes a first surface 131a attached to the first surface 116 of the substrate 110, a second surface 131b opposite the first 50 surface 131a, a plurality of leads 132 spaced apart by gaps 134, and a slot 138 extending between the first and second surfaces 131a-b. The individual leads 132 include a pad 136 to which an interconnect element (e.g., solder ball) can be attached. The pads 136 are aligned with corresponding aper- 55 tures 120 in the substrate 110, and have a diameter that can be greater than, less than, or approximately equal to the diameter D_1 of the individual apertures **120**. The pads **136** may also have a surface finish (e.g., Ni/Au) for facilitating connection of the interconnect elements. The illustrated slot 138 is gen- 60 erally aligned with the slot 122 in the substrate 110, and has a width D_3 less than the width D_2 of the slot 122. As a result, the first surface 131a of the lead frame 130 is exposed at the slot 122 of the substrate 110.

In the illustrated embodiment, the lead frame 130 is 65 attached to the substrate 110 without an adhesive positioned between the first surface 131a of the lead frame 130 and the

4

first surface 116 of the substrate 110. Rather, the adhesive properties of the partially cured material in the dielectric layer 112 enable the lead frame 130 to remain attached to the substrate 110. After attaching the substrate 110 to the lead frame 130, the microelectronic device 100 can be heated to fully cure the partially cured material in the dielectric layer 112 and ensure that the substrate 110 remains connected to the lead frame 130. However, in other embodiments, such as embodiments in which the dielectric layer 112 does not include a partially cured material, the lead frame 130 can be attached to the substrate 110 with an adhesive. In these embodiments, the microelectronic device 100 may not be heated after attaching the substrate 110 to the lead frame 130.

FIG. 3 is a schematic side cross-sectional view of the microelectronic device 100 after attaching a microelectronic die 140 to the lead frame 130 with an adhesive 150. The die 140 includes an active side 142, a backside 144 opposite the active side 142, a plurality of terminals 146 (e.g., bond-pads) arranged in an array on the active side 142, and an integrated circuit 148 (shown schematically) operably coupled to the terminals 146. In the illustrated microelectronic device 100, the active side 142 of the die 140 faces the second surface 131b of the lead frame 130, and the terminals 146 are aligned with the slots 122 and 138 in the substrate 110 and the lead frame 130, respectively. After attaching the die 140 to the lead frame 130, the terminals 146 on the die 140 can be electrically connected to corresponding leads 132. Specifically, a plurality of wire-bonds 152 are formed between the terminals 146 and the inner portion of the individual leads 132.

FIG. 4 is a schematic side cross-sectional view of the microelectronic device 100 after encasing the die 140 and a portion of the lead frame 130. After coupling the die 140 to the lead frame 130, the device 100 can be placed in a molding apparatus to form a casing 160 that encapsulates the die 140, a portion of the lead frame 130, and the wire-bonds 152. Although the illustrated casing 160 covers the entire backside 144 of the die 140, in other embodiments the backside 144 of the die 140 can be at least partially exposed.

Cupertino, Calif. In other embodiments, the substrate **110** can be a flex film or other member with unimpregnated resin. In additional embodiments, such as the embodiment described below with reference to FIG. **6**, the substrate **110** may further include a conductive layer **114** (shown in broken lines) formed on the dielectric layer **112** can include a fully cured material.

FIG. **2** is a schematic side cross-sectional view of a microelectronic device **100** including the substrate **110** and a lead frame **130** attached to the substrate **110**. The lead frame **130** attached to the substrate **110**. The lead frame **130** and received in associated apertures **120** of the substrate **110** and are arranged in an array for connection to a printed circuit board or other external member. The interconnect elements **164** are electrically coupled to corresponding terminals **146** on the die electronic device **100**.

In one embodiment, a microelectronic device 100 includes a substrate 110 having a plurality of apertures 120 arranged in an array and a plurality of leads 132 attached to the substrate 110. The individual leads 132 have a pad 136 aligned with a corresponding aperture 120 in the substrate 110. The pad 136 is configured to receive a solder ball or other interconnect element. The substrate 110 can be attached to the leads 132 without an adhesive positioned between the substrate 110 and the leads 132.

In another embodiment, a microelectronic device 100 includes a partially cured substrate 110, a lead frame 130 connected to the partially cured substrate 110, and a microelectronic die 140 attached to the lead frame 130 and/or the partially cured substrate 110.

In one embodiment, a method for manufacturing a microelectronic device 100 includes forming a plurality of apertures 120 in a substrate 110 with the apertures 120 arranged in an array. The method further includes, after forming the apertures 120, attaching the substrate 110 to a lead frame 130

having a plurality of pads 136 with the apertures 120 in the substrate 110 aligned with corresponding pads 136 on the lead frame 130.

In another embodiment, a method of manufacturing a microelectronic device includes providing a partially cured 5 substrate 110 and forming a plurality of through holes 120 in the partially cured substrate 110. The through holes 120 are arranged in an array corresponding to an array of pads on a lead frame.

In yet another embodiment, a method for manufacturing a 10 microelectronic device 100 includes providing a partially cured substrate 110, coupling the substrate 110 to a plurality of leads 132, attaching a microelectronic die 140 to the leads 132 and/or the partially cured substrate, and electrically connecting the microelectronic die 140 to the leads 132. The 15 partially cured substrate 110 can be completely cured after coupling the substrate 110 to the leads 132.

An embodiment of the microelectronic device 100 illustrated in FIGS. 1A-4 (and described above) includes a substrate 110 that is aligned with and covers the gaps 134 20 between adjacent leads 132. This arrangement can inhibit the mold compound from flowing through the gaps 134 and onto the pads 136 of the leads 132 during molding. The substrate 110 further inhibits the mold compound from flowing outward from the slots 122 and 138 and onto the pads 136 of the 25 leads 132. As a result, the mold compound is expected to not cover the pads 136 and not impair the structural and electrical connection between the interconnect elements 164 and the pads 136 on the microelectronic device 100. The improved structural and electrical connection between the interconnect elements 164 and the pads 136 is further expect to increase the yield of the microelectronic devices 100.

In the illustrated embodiment of the microelectronic device 100 shown in FIGS. 1A-4 and described above, the substrate 110 can strengthen the lead frame 130 such that the 35 lead frame 130 is expected to not bend or bow significantly during molding. As a result, the lead frame 130 is expected to be configured such that all of the interconnect elements 164 can contact the printed circuit board or other external members during subsequent attachment. Increasing the rigidity or robustness of the lead frame 130 can increase the yield of the microelectronic devices 100.

In the embodiment of the microelectronic device 100 illustrated in FIGS. 1A-4, the substrate 110 electrically insulates the leads 132 from the printed circuit board or other external 45 members. As a result, the microelectronic device 100 need not require a solder mask or other insulator to be placed on the leads 132 to insulate the leads 132 and to prevent accidental contact and possible shorting between the leads 132 and external devices.

FIG. 5 is a schematic side cross-sectional view of a microelectronic device 200 configured in accordance with another embodiment of the invention. The illustrated microelectronic device 200 is generally similar to the microelectronic device 100 described above with reference to FIGS. 1A-4. For 55 example, the microelectronic device 200 includes a substrate 210, a lead frame 230 attached to the substrate 210, and a microelectronic die 240 coupled to the lead frame 230. In the illustrated microelectronic device 200, however, the substrate 210 and the lead frame 230 do not include slots. Rather, the 60 dielectric layer 112 and the apertures 120 extend across the substrate 210, and the arrangement of leads 132 extends across the lead frame 230. Moreover, in the illustrated microelectronic device 200, the backside 144 of the die 240 is attached to the lead frame 230, the active side 142 of the die 240 faces away from the lead frame 230, and the terminals 146 on the die 240 are positioned at a perimeter portion of the

6

active side 142. As a result, the microelectronic device 200 includes a plurality of wire-bonds 252 that electrically couple the terminals 146 to the second surface 131b of the leads 132. In additional embodiments, the microelectronic device 200 can have a different configuration.

FIG. 6 is a schematic side cross-sectional view of a microelectronic device 300 configured in accordance with another embodiment of the invention. The illustrated microelectronic device 300 is generally similar to the microelectronic device 100 described above with reference to FIGS. 1A-4. For example, the microelectronic device 300 includes a substrate 310, a lead frame 130 attached to the substrate 310, and a microelectronic die 140 attached to the lead frame 130. The illustrated substrate 310, however, includes a dielectric layer 112 and a conductive layer 114 on the dielectric layer 112. For example, the substrate 310 can be a pre-preg material, and the conductive layer 114 can be a single copper cladded foil on the pre-preg material. The dielectric layer 112 is attached to the lead frame 130, and the conductive layer 114 can be electrically coupled to one or more interconnect elements **164**. For example, in the illustrated embodiment, a first section of the conductive layer 114 is electrically coupled to a first interconnect element 164a, and a second section of the conductive layer 114 is electrically coupled to a second interconnect element 164b. As such, the first and second interconnect elements 164a-b connect the lead frame 130 to the conductive layer 114. In the illustrated embodiment, the microelectronic device 300 further includes a plurality of land pads 315 formed on the conductive layer 114 adjacent to the first and second interconnect elements **164***a-b*. The land pads 315 facilitate attachment of the first and second interconnect elements 164a-b to the conductive layer 114 and can be composed of Ni/Au or other suitable materials. The conductive layer 114 can accordingly function as a ground plane, heat sink, or other device to improve the electrical and/or thermal performance of the microelectronic device 300. Suitable substrates 310 include resin-coated copper (RCC) materials manufactured by Hitachi Chemical Co. America, Ltd., of Cupertino, Calif.

The illustrated microelectronic device 300 further includes a dielectric layer 380 (e.g., a solder mask) covering the conductive layer 114 of the substrate 310 and disposed in the gaps between the conductive layer 114 and corresponding interconnect elements 164. The dielectric layer 380 electrically insulates the conductive layer 114 from external devices. In other embodiments, the microelectronic device 310 may not include the dielectric layer 380 and/or can have other configurations.

FIG. 7 is a schematic side cross-sectional view of a microelectronic device 400 configured in accordance with another embodiment of the invention. The illustrated microelectronic device 400 is generally similar to the microelectronic device 100 described above with reference to FIGS. 1A-4. For example, the microelectronic device 400 includes a substrate 410, a lead frame 130, and a microelectronic die 140. In the illustrated microelectronic device 400, however, the substrate 410 is positioned between the lead frame 130 and the die 140 and does not include apertures aligned with corresponding pads 136 in the lead frame 130. The substrate 410 accordingly functions as an adhesive that attaches the second surface 131b of the lead frame 130 to the active side 142 of the die 140. After coupling the die 140 to the lead frame 130, the partially cured substrate 410 can be completely cured. The illustrated microelectronic device 400 further includes a dielectric layer 380 (e.g., a solder mask) covering the lead frame 130 and

disposed in the gaps 134 between adjacent leads 132. As such, the dielectric layer 380 electrically insulates the lead frame 130 from external devices.

FIG. 8 is a schematic side cross-sectional view of a microelectronic device 500 configured in accordance with another 5 embodiment of the invention. The illustrated microelectronic device 500 is generally similar to the microelectronic device 400 described above with reference to FIG. 7. For example, the microelectronic device 500 includes a substrate 510, a lead frame 530 attached to the substrate 510, and a microelectronic die 540 attached to the substrate 510. The illustrated microelectronic device 500, however, does not include wirebonds electrically coupling the die 540 to the lead frame 530. Rather, the microelectronic device 500 includes a plurality of first interconnect elements 552 (only one shown in FIG. 8) 15 extending between the terminals 146 on the die 540 and corresponding leads 532. The first interconnect elements 552 can be reflowed bumps or other suitable conductive members. The illustrated substrate 510 includes a plurality of apertures **520** (only one shown in FIG. 8) aligned with corresponding 20 terminals 146 and sized to receive associated first interconnect elements 552. In the illustrated embodiment, the substrate 510 accordingly functions as an underfill structure by electrically insulating and providing structural support to the first interconnect elements 552.

Any one of the microelectronic devices 100, 200, 300, 400, and/or 500 described above with reference to FIGS. 1A-8 can be incorporated into any of a myriad of larger and/or more complex systems 690, a representative one of which is shown schematically in FIG. 9. The system 690 can include a pro- 30 cessor 691, a memory 692 (e.g., SRAM, DRAM, Flash, and/ or other memory device), input/output devices 693, and/or other subsystems or components 694. Microelectronic devices may be included in any of the components shown in FIG. 9. The resulting system 690 can perform any of a wide 35 variety of computing, processing, storage, sensor and/or other functions. Accordingly, representative systems 690 include, without limitation, computers and/or other data processors, for example, desktop computers, laptop computers, Internet appliances, hand-held devices (e.g., palm-top computers, 40 wearable computers, cellular or mobile phones, personal digital assistants), multi-processor systems, processor-based or programmable consumer electronics, network computers, and mini computers. Other representative systems 690 include cameras, light or other radiation sensors, servers and 45 associated server subsystems, display devices, and/or memory devices. Components of the system 690 may be housed in a single unit or distributed over multiple, interconnected units, e.g., through a communications network. Components can accordingly include local and/or remote memory 50 storage devices, and any of a wide variety of computer-readable media.

From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for made without deviating from the spirit and scope of the invention. For example, the lead frame may also include a die pad attached to the die. Further, many of the elements of one embodiment can be combined with other embodiments in addition to or in lieu of the elements of the other embodi- 60 ments. Accordingly, the invention is not limited except as by the appended claims.

I claim:

- 1. A microdevice, comprising:
- a partially cured substrate having a plurality of apertures; 65
- a lead frame connected to the partially cured substrate, the lead frame having a plurality of leads having pads with

- adjacent leads being spaced apart by a gap, wherein the pads of the leads are aligned with corresponding apertures of the pre-formed substrate;
- a microelectronic die attached to at least one of the lead frame or the partially cured substrate; and
- a plurality of external interconnect elements, wherein the interconnect elements contact corresponding pads of the
- 2. The microdevice of claim 1 wherein the die comprises an active side facing the lead frame, a backside opposite the active side, a plurality of terminals at the active side, and an integrated circuit operably coupled to the terminals.
- 3. The microdevice of claim 1 wherein the die comprises a backside facing the lead frame, an active side opposite the backside, a plurality of terminals at the active side, and an integrated circuit operably coupled to the terminals.
- 4. The microdevice of claim 1, further comprising an encapsulant covering at least the microelectronic die.
- 5. The microdevice of claim 1 wherein the lead frame is attached to the partially cured substrate without an adhesive positioned between the lead frame and the partially cured substrate.
- 6. The microdevice of claim 1 wherein the partially cured substrate comprises a pre-preg material.
 - 7. The microdevice of claim 1 wherein:
 - the die comprises a plurality of terminals and an integrated circuit operably coupled to the terminals; and
 - the partially cured substrate comprises a plurality of apertures aligned with corresponding terminals.
- 8. The microdevice of claim 1 wherein the lead frame is positioned at least partially between the die and the partially cured substrate.
- 9. The microdevice of claim 8 wherein the partially cured substrate has a first surface facing lead frame and a second surface facing away from the first surface, the partially cured substrate comprising:
 - a dielectric material at the first surface; and
 - a conductive material at the second surface.
- 10. The microdevice of claim 1 wherein at least a portion of the partially cured substrate is positioned between the die and the lead frame.
 - 11. A microdevice, comprising:
 - a partially cured substrate;
 - a lead frame connected to the partially cured substrate, the lead frame having a plurality of leads having pads with adjacent leads being spaced apart by a gap;
 - a microelectronic die attached to the partially cured substrate, the microelectronic die having a plurality of terminals: and
 - an interconnect element connecting at least one terminal to at least one pad through an opening in the substrate.
- 12. The microdevice of claim 11 wherein the die comprises purposes of illustration, but that various modifications may be 55 an active side facing the lead frame, a backside opposite the active side, an integrated circuit operably coupled to the terminals, and wherein the plurality of terminals is at the active side.
 - 13. The microdevice of claim 11 wherein the die comprises a backside facing the lead frame, an active side opposite the backside, an integrated circuit operably coupled to the terminals, and wherein the plurality of terminals is at the active side.
 - 14. The microdevice of claim 11 wherein the partially cured substrate includes a plurality of apertures that are aligned with corresponding plurality of pads of the lead frame.

10

15. The microdevice of claim 11 wherein the partially cured substrate does not include a plurality of apertures that are aligned with corresponding plurality of pads of the lead frame.

9

- 16. The microdevice of claim 11 wherein: the die comprises a plurality of terminals and an integrated circuit operably coupled to the terminals; the lead frame comprises a plurality of leads; and the microdevice further comprises a plurality of wirebonds electrically connecting the leads to corresponding 10
- terminals.
- 17. The microdevice of claim 11 wherein the lead frame is positioned at least partially between the die and the partially cured substrate.
- 18. The microdevice of claim 11 wherein at least a portion 15 of the partially cured substrate is positioned between the die and the lead frame.
- 19. The microdevice of claim 11 wherein the substrate further comprises a dielectric layer attached to the leads and a conductive layer spaced apart from the leads.
- 20. The of microdevice of claim 11, further comprising a processor, a memory, and an input/output device, wherein at least one of the processor, the memory, or the input/output device includes the microelectronic device.

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO. : 9,153,526 B2

APPLICATION NO. : 14/100110

DATED : October 6, 2015

INVENTOR(S) : Teck Kheng Lee

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In The Claims

In column 9, line 21, in claim 20, delete "The of microdevice" and insert -- The microdevice --, therefor.

Signed and Sealed this Eighth Day of March, 2016

Michelle K. Lee

Michelle K. Lee

Director of the United States Patent and Trademark Office